跨总线分析揭示问题根源，加快调试速度
Today’s digital systems—from the video game console in the media room to the complex switching elements in a communication network—rely heavily on serial bus technology to do their job. Not surprisingly, a host of application-specific serial buses has emerged. Serial ATA handles communication between chipsets and disk drives. HDMI manages data going from digital A/V sources to display devices. PCI Express (PCIe), designed to connect peripheral devices in the PC environment, now finds itself in a wide range of applications not served by other specialized interfaces. In a given electronic system, it is not unusual to find all of these buses coexisting, and potentially several parallel buses as well.
This trend has intensified the demand for cross-bus troubleshooting solutions that offer a simple integrated way to view logical activity on several different buses at once. A variety of solutions exists. The traditionalapproach is to pair a standard-specific protocol
analyzer with a logic analyzer (LA); the former takes care of the serial acquisition while the LA captures parallel bus data that may pertain to the troubleshooting issue at hand. Another approach is to use an LA with a bus support package that includes an external interface to convert serial data into the parallel data used by the logic analyzer.
Now a third methodology has arrived. Tektronix TLA7000 Series logic analyzers can be equipped with integrated PCI Express serial acquisition modules that plug directly into the LA mainframe just like their parallel counterparts. Users can mix serial and parallel acquisition modules within a single system. With the addition of this serial capability, the TLA7000 family can capture and display time-correlated parallel and serial data as well as analog waveforms from an oscilloscope, all on the same LA screen.
Digital Solutions Often Begin With Analog Troubleshooting The underlying architecture of a PCI Express serial link
is well established. Often embedded as an elementwithin an FPGA, a PCI Express transmitter with a SERDES (serializer-deserializer) at its heart sends 8b/10b encoded information to a receiver elsewhere in the system. Transmission impedances, bit rates, and clock characteristics are explicitly specified and controlled for interoperable operation between diverse manufacturers’ PCI Express components. Though this link is a digital system, errors therein may have either digital or analog origins. Frequently the first step in troubleshooting is to take a “snapshot” of the analog waveforms at the time of the error.
欲知更多，请点击下载：
This trend has intensified the demand for cross-bus troubleshooting solutions that offer a simple integrated way to view logical activity on several different buses at once. A variety of solutions exists. The traditionalapproach is to pair a standard-specific protocol
analyzer with a logic analyzer (LA); the former takes care of the serial acquisition while the LA captures parallel bus data that may pertain to the troubleshooting issue at hand. Another approach is to use an LA with a bus support package that includes an external interface to convert serial data into the parallel data used by the logic analyzer.
Now a third methodology has arrived. Tektronix TLA7000 Series logic analyzers can be equipped with integrated PCI Express serial acquisition modules that plug directly into the LA mainframe just like their parallel counterparts. Users can mix serial and parallel acquisition modules within a single system. With the addition of this serial capability, the TLA7000 family can capture and display time-correlated parallel and serial data as well as analog waveforms from an oscilloscope, all on the same LA screen.
Digital Solutions Often Begin With Analog Troubleshooting The underlying architecture of a PCI Express serial link
is well established. Often embedded as an elementwithin an FPGA, a PCI Express transmitter with a SERDES (serializer-deserializer) at its heart sends 8b/10b encoded information to a receiver elsewhere in the system. Transmission impedances, bit rates, and clock characteristics are explicitly specified and controlled for interoperable operation between diverse manufacturers’ PCI Express components. Though this link is a digital system, errors therein may have either digital or analog origins. Frequently the first step in troubleshooting is to take a “snapshot” of the analog waveforms at the time of the error.
欲知更多，请点击下载：
