w7100

• W7100
• W7100EVB
• W7100EBUGGER
•  
• Fully software compatible with industrial standard 8051
• Pipelined architecture which enables execution of instructions 4~5 times faster than a standard 8051
• 2 Data Pointers (DPTRs) for fast memory blocks processing
  > Advanced INC & DEC modes
  > Auto-switch of current DPTR
• Internal 2K Byte boot ROM
• Internal 64K Bytes embedded program FLASH memory
• Internal 256 Bytes embedded data FLASH memory
• Internal 64K Bytes SRAM
• External 11.0592 MHz operation frequency for internal PLL logic
• Interrupt controller
  > 2 priority levels
  > 4 external interrupt sources
  > 1 watchdog interrupt
• Four 8-bit I/O Ports
• Three timers/counters
• Full-duplex UART
• Programmable watchdog timer
• DoCD&trade compatible debugger
• Support hardwired TCP/IP protocols
• Support 8 independent SOCKETs simultaneously
• Support hybrid TCP/IP stack
• Internal 32K Bytes memory for TCP/IP data communication
• 10BaseT/100BaseTX Ethernet PHY embedded
• Auto Negotiation (Full-duplex and half duplex)
• Auto MDI/MDIX
• 3.3V operation with 5V I/O signal tolerance
• 100LQFP Lead-free package

 

 

 

 

 

 

 

我在《电子设计工程》杂志的网站看到一篇文章《基于W7100的以太网读卡器的设计与实现》，很有价值，可能对你有用，推荐给你。请点击下面的网址：
http://mag.ieechina.com/oa/DArticle.aspx?type=view&id=201102034

下载地址：http://mag.ieechina.com/OA/pdfdow.aspx?Type=pdf&FileName=36de7275-e5e5-4170-ba83-07fae6f3eff3.pdf