PCB设计中如何消除反射噪声?

2018-12-29 16:09:59 来源:电路设计技能
标签:

 

 
Maintain Constant Impedance
The first thing you should consider is how to maintain constant impedance for your traces whenever possible. Remember: reflections occur when impedance changes.
 
Calculate the impedance of your traces - In order to maintain constant impedance, you'll need to be able to calculate the impedance of your traces. Your PCB program should allow you to do this, but there are also online tools available. Once you determine what your trace and space widths are, maintain them along your routes. 
 
Consistency across traces - To maintain constant impedance in your differential pairs or single-ended traces, you must maintain constant trace-width, constant spacing, and constant separation from all other conductors. If you route over your impedance-controlled pairs with a random trace, you will change the impedance and create a point of reflection.
 
 
Use impedance-matching circuitry where impedance changes - When you must change impedance (e.g. from a linear-amplifier to an antenna), use impedance-matching circuitry (calculated with Smith Charts, online tools, etc…).
 
 
Reduce Reflection Points
You can also consider how to reduce the occurrence of reflection points in the first place.
 
Watch your vias at the edge of the board - Vias can be a problem for high-speed circuit designers. If the via extends beyond the signal traces to unused layers, the impedance of the circuit suddenly changes. At the transition at the edge of a board, there is an impedance mismatch as the traces leave the via (~50-150 ohms) and enter air (~377 ohms). This creates a reflection point at that location that can severely degrade a signal.
 
Back-drill your vias - The solution is to have your PCB manufacturer “back-drill” your vias to remove the via from the board on the unused outer layers. Back-drilled vias significantly improve logic transitions.
 
Image of back-drilled vias from Sanmina-SCI
 
Mitigate Existing Reflection Noise
Use damping resistors - Another important technique is to use damping resistors in series near all driving signal sources with fast rise/fall times. This is sometimes referred to as a snubbing resistor. 
 
 
Any signal reflection that occurs will be quickly attenuated by each pass through the resistor. These are typically <100Ω resistors placed close to the driving signal source (e.g., clock source, GPIO, etc…).
 
The general idea is to create a damped circuit—where the signal rises to the appropriate logic level once without excessive overshoot and ringing.
 
Summary
For high-speed signal lines, maintaining constant impedance is critical to designing a working circuit. When moving a signal from one IC to another, include damping resistors to prevent ringing. 
 
关注与非网微信 ( ee-focus )
限量版产业观察、行业动态、技术大餐每日推荐
享受快时代的精品慢阅读
 

 

继续阅读
Allegro的Out Of Date Shapes警告解决方法

使用Allegro设计PCB板时,查看Status,经常会遇到out of date shapes的警告信息

PCB层叠怎样才能减少EMC?
PCB层叠怎样才能减少EMC?

PCB层叠是决定产品EMC性能的一个重要因素。良好的层叠可以非常有效地减少来自PCB环路的辐射(差模发射),以及连接到板上的电缆的辐射(共模发射)。

如何在Allegro中导入Outline
如何在Allegro中导入Outline

在PCB设计过程中,EDA工程师常常需要匹配两代PCB的结构,这种情况下,将上一代PCB的Outline(板框)导入新的PCB设计文件中,就可以大大缩短时间,而且尺寸完全准确。我看到常常有网友检索类似的信息,所以打算图文并茂的方式为读者讲解Allegro中导入Outline的方法。

格力与奥克斯“互掐”,PCB 打样行业要开始紧张了?

空调行业“霸道总裁” 格力,在微博上,一纸公文,把隔壁“小弟”奥克斯给举报了。

一个 19 年华为人的工作体会:华为的强大不是侃侃而谈的

还差3天在华为工作就满19年了。

更多资讯
青岛新区寻求转型,推动“高端制造业+人工智能”发展

近年来,青岛新区推进新区经济发展由要素驱动向创新驱动转变,产业链从中低端向高端迈进,加快推动“高端制造业+人工智能”发展。2018年西海岸新区工业企业年总产值4025亿元。

没有在怕的,台积电淡定应对三星抢单

三星近日频获喜讯,颇有后来者居上的态势。对此,台积电需要感到慌张么?

芯片国产率只有4.2%,中国半导体在10年内不可能自给自足

半导体要想实现自给自足的任务,绝非一朝一夕就能完成的,媒体上有不少乐观情绪认为中国公司在未来3-5年里就能在半导体技术上追赶上国际领先的供应商

Intel打造22FFL工艺 生产超强寿命RRAM芯片

Intel之前还有一些工厂是生产22nm工艺的,它们也不可能完全淘汰或者升级到7nm,所以2017年Intel推出了22FFL工艺。

由芯片研发模式引发的问题该如何解决?

Google的TPU芯片专门为云端AI应用设计,可谓是为云而生。而TPU的设计过程又越来越多的利用了云的优势,可谓是生于云中。TPU所带来的创新,不仅仅是芯片架构,还反映在整个芯片研发的思路,方法,甚至是“文化”,而后者可能对整个产业都会带来更为深远的影响。