caroline11 发表于 2022-8-6 15:14:02

状态机编程经典教程

This paper details efficient Verilog coding styles to infer synthesizable state machines. HDL considerations such as advantages and disadvantages of one-always block FSMs Vs. two-always block FSMs are described。

页: [1]
查看完整版本: 状态机编程经典教程