mdyfpga 发表于 2026-5-6 11:38:17

Xilinx K7-325+AD9144 多模式实测|8 种 JESD204B 配置全覆盖验证

本帖最后由 mdyfpga 于 2026-5-6 11:39 编辑

一、背景概述

AD9144 是 ADI 经典四通道16位、2.8GSPS高速DAC芯片,支持灵活的JESD204B接口配置,广泛应用于无线通信、精密仪器仪表、雷达信号生成、电子对抗等工业与军工场景。

本次我们基于Xilinx K7-325 自研FPGA开发板MP5620Xilinx Kintex-7高速信号处理学习板 + 自研AD9144功能模块AD9144-FMC-EBZ ADI数据转接板四通道数模转换器评估板子模块转换,完成多工况、多模式完整上板验证。验证板如图一所示:


图一:K7-325开发板+AD9144模块

二、实测目标

本次多种模式实测核心目标如下:

1. 验证硬件兼容性:实测确认自研AD9144模块可稳定适配主流FPGA平台,实现端到端完整高速数据链路传输;

2. 验证多场景适配能力:搭配多种JESD204B差异化配置,覆盖高低不同采样率、多/少通道、不同Lane资源组合的各类工程需求;

3. 验证信号输出性能:在多组工作参数下,持续测试波形纯净度、输出稳定性与频率调节能力,充分验证模块电源完整性、时序设计与高速信号质量;

4. 降低客户开发门槛:全部例程均经过上板实测落地,提供成熟工程参考与配置方案,帮助客户快速移植、缩短调试周期、加快项目落地。

三、上板效果

我们以K7-325为核心主控平台,依托标准JESD204B协议架构,搭配专属时钟链路与时序优化设计,全覆盖 “8种主流工作模式” 逐一完成上电调试、链路同步、波形采集实测。全面校验不同通道数量、Lane链路配置、采样率及插值倍率组合下的系统稳定性、协议兼容性与动态输出性能,为不同行业项目选型、方案快速移植提供可直接复用的工程参考。

下面为大家逐一展示8种工作模式的配置详情、验证要点及适用场景效果演示:

模式二:测试现象:下载完成之后,按下MP5620的KEY4键进行AD9516和AD9144的配置,配置完成之后示波器会有波形显示。按KEY5键,频率每次会在之前的基础上×2。
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde564813097fd8a2599acc87eb5e8e4bf6962e91324d09e6b32a4e4029a376f1e9265a117e969287064ca42b18bcc64ffceb2b214b5ffd72ddbaebebd6a30b49ff0c2b09a8fe8a3d84b9e7c1b20f5f9b311a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
参数配置AD9144模式2 参数配置:MODE=2。
M:4
L:4
S:1
F:2
AD9144采样率Fs为160M, 16bit
总lane线速率=(Fs/S)*F*L*8 =(160/1)*2*4*8=10240Mbps
每个lane线速率=10240/4=2560Mbps=2.56Gbps
8b10b编码之后线速率=2.56*1.25=3.2Gbps
设K=32,R=4
LMFC=(Fs/S/K)=160M/1/32= 5.0M
Sysref = LMFC/R=5.0M/4 = 1.25M
JESD204 TX_DATA时钟=160M/2= 80M
实验效果按下KEY4 配置AD9144和AD9516
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064fcf9e27b523b6b9548172baea4bfb3f9f0d13864ec4cdee17683b99cd45626ec9bce6a77a805977462a74c4c60796216?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870645202dc11694c7bad1eb3d25ac5df0fc014d4a2fe9142e8f31566f738cdb62c940bff57187ddfebe0e2835520bce621d8?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064cfef318ee4019b39f0337ec57d115184731d13db75bf9f00f6dad0fd0164f005fd98e17acea49baa9508fd59fedd0e8f?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064b9672b135aaa5d141bf9c6c801214815ffc641fb831d3d36cf678f3028f43c40890ed789c2a3e3339508fd59fedd0e8f?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064df90ff6a15620c17aeee7cbf38411d520867c99786f38d507b1bc584b59a9950f498f3bb81a3b54d9508fd59fedd0e8f?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064bada1d48703c7432e599066520afa11dd559ee16e54a26a51d335463fb165d9b5e87b5b54692c81ef39f100446eb8627?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
模式三:测试现象:下载完成之后,按下MP5620的KEY4键进行AD9516和AD9144的配置,配置完成之后示波器会有波形显示。按KEY5键,频率每次会在之前的基础上×2。
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde564813097fd8a2599acc87eb5e8e4bf6962e91324d09e6b32a4e4029a376f1e9265a117e969287064ca42b18bcc64ffceb2b214b5ffd72ddbaebebd6a30b49ff0c2b09a8fe8a3d84b9e7c1b20f5f9b311a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11

参数配置AD9144模式3 参数配置:MODE=3。
M:4
L:2
S:1
F:4
AD9144采样率Fs为80M, 16bit
总lane线速率=(Fs/S)*F*L*8 =(80/1)*4*2*8=5120Mbps
每个lane线速率=5120/2=2560Mbps=2.56Gbps
8b10b编码之后线速率=2.56*1.25=3.2Gbps
设K=16,R=4
LMFC=(Fs/S/K)=80M/1/16= 5M
Sysref = LMFC/R=5M/4 = 1.25M

JESD204 TX_DATA时钟=80M/1= 80M
计算参考 AD9144 MODE 3的lane数据重组章节

AD9514各通道输出的关系:
AD9154 OUT1:device clock
AD9154 OUT6: AD9144 SYSREF CLK
AD9154 OUT7: FPGA SYSREF CLK
AD9154 OUT9: FPGA gtx 输入时钟

AD9144 Ref clk:3.2G/40=80M
实验效果按下KEY4 配置AD9144和AD9516
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870648d6a2f43296c0e9557bf62b7694aa2413cd219be95b09bc6411d4a05ef200aa0eef42d3bcc459fd12c7cc62e6d91332a?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870648edd51d1dba551c6f70b2fcfe6e77c630cb47029dc3bb359f126fc1226828e5a03add45d30e242caa8af4430009de0b1?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870647b37b58023542c7f31b28c91f61611c3045d69ae3ed12ea22b3eb05e44943a487da96f905ff0bdd4149565b860957ab4?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706456a33c8e238fa604f3e1c1c9ab598245ed3ae29a122c0c80cb9e19a6c889e7f7e366eb058a7e203fbbb8e147348d6c36?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706446be962a435bb9ba727bca145815a2b707fd4ee1f808522648f52189b5ddc71194d1c43ec171bbf32c7cc62e6d91332a?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706427a7a9bd40026649945d7c6e8fc7c933677a187c3e9b192cd484806be00c1bf430205cfdd142adc5a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11

模式四:测试现象:下载完成之后,按下MP5620的KEY4键进行AD9516和AD9144的配置,配置完成之后示波器会有波形显示。按KEY5键,频率每次会在之前的基础上×2。
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde564813097fd8a2599acc87eb5e8e4bf6962e91324d09e6b32a4e4029a376f1e9265a117e969287064ca42b18bcc64ffceb2b214b5ffd72ddbaebebd6a30b49ff0c2b09a8fe8a3d84b9e7c1b20f5f9b311a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11

AD9144 640M采样率,内插为2,AD9144各通道的输入采样率为320M。
参数配置AD9144模式4 参数配置:MODE=4。
M:2
L:4
S:1
F:1
AD9144采样率Fs为320M, 16bit

总lane线速率=(Fs/S)*F*L*8 =(320/1)*1*4*8=10240Mbps
每个lane线速率=10240/4=2500Mbps=2.56Gbps
8b10b编码之后线速率=2.56*1.25=3.2Gbps

设K=32,R=4
LMFC=(Fs/S/K)=320M/1/32= 10M
Sysref = LMFC/R=10M/4 = 2.5M

JESD204 TX_DATA时钟=320M/4= 80M
计算参考 AD9144 MODE 4的lane数据重组章节

AD9514各通道输出的关系:
AD9154 OUT1:device clock
AD9154 OUT6: AD9144 SYSREF CLK
AD9154 OUT7: FPGA SYSREF CLK
AD9154 OUT9: FPGA gtx 输入时钟

AD9144 Ref clk:3.2G/20=160M
实验效果按下KEY4 配置AD9144和AD9516
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706404c8176d673281cc2d3da60109c24831f08344bd4752613df21c5c96ea81da7c58e00e91814335bb07afbbdd4225fe9b?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870647caeccc78996fff687cc1f02c0520ef4ae4828438020cea6a26ba60c37afad2465460dac629e8d89a5f44275aa76f220?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064ce2f527cd84c678a52bd429ff3821908ec75a7cbf812ade4796c15831b7cd0f611555ec0c0f8a86ff39f100446eb8627?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870647cd5088310d27bfbc3eaeb084ca996342e670098c21833f642fe3a403f6fcd7151452421655a88d1f2ac17fb040400bd?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870640d8841d26fe4fa4c434e843f04b7b8ec5f27a42b4313bfb02bbbd6dea6c1dd8338b777a19f88d01162a74c4c60796216?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064fe9e0a4bf3d85cf265508f006680aefef42ae66efba1bfa8efe966a635f192d84994a320d2ac904abbb8e147348d6c36?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11


模式五:测试现象:下载完成之后,按下MP5620的KEY4键进行AD9516和AD9144的配置,配置完成之后示波器会有波形显示。按KEY5键,频率每次会在之前的基础上×2。
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde564813097fd8a2599acc87eb5e8e4bf6962e91324d09e6b32a4e4029a376f1e9265a117e969287064ca42b18bcc64ffceb2b214b5ffd72ddbaebebd6a30b49ff0c2b09a8fe8a3d84b9e7c1b20f5f9b311a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
D9144 640M采样率,内插为2,AD9144各通道的输入采样率为320M。
参数配置AD9144模式5 参数配置:MODE=5。
M:2
L:4
S:2
F:2
AD9144采样率Fs为320M, 16bit

总lane线速率=(Fs/S)*F*L*8 =(320/2)*2*4*8=10240Mbps
每个lane线速率=10240/4=2500Mbps=2.56Gbps
8b10b编码之后线速率=2.56*1.25=3.2Gbps


设K=32,R=4
LMFC=(Fs/S/K)=320M/2/32= 5M
Sysref = LMFC/R=5M/4 = 1.25M

JESD204 TX_DATA时钟=320M/4= 80M

AD9514各通道输出的关系:
AD9154 OUT1:device clock
AD9154 OUT6: AD9144 SYSREF CLK
AD9154 OUT7: FPGA SYSREF CLK
AD9154 OUT9: FPGA gtx 输入时钟

AD9144 Ref clk:3.2G/20=160M
实验效果按下KEY4 配置AD9144和AD9516
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064d1d3c73011b650628c1da1d66fa1afb6dbaf1e9bdcb0596789dfec69be5c6cb921844d166b5ba44e606601fe23b54967?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064765ba12bf5a67849d8f8f32677fbc89f0fbc30223459004d2760b0a5380f8bf89c780facc000766e1051f7e0fe55f913?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706441125be2374e962094a4c8226f5deeaebe515a29d5f3283b2de6b747b18b4a7ec1867fbc00886ace9508fd59fedd0e8f?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706465e9ac50012fd2387d779cd9cad9a87a88e27a0841fb0cdd03af3e50ede1d499e5d42f33e826f42be2835520bce621d8?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064e4c61c74a5eccb5cfb317b2a9f673fad2441a411796e37d767464eb3c52e2950f89f19a15cf6d0c61051f7e0fe55f913?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064fe9e0a4bf3d85cf265508f006680aefef42ae66efba1bfa8efe966a635f192d84994a320d2ac904abbb8e147348d6c36?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11


模式六:测试现象:下载完成之后,按下MP5620的KEY4键进行AD9516和AD9144的配置,配置完成之后示波器会有波形显示。按KEY5键,频率每次会在之前的基础上×2。
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde564813097fd8a2599acc87eb5e8e4bf6962e91324d09e6b32a4e4029a376f1e9265a117e969287064ca42b18bcc64ffceb2b214b5ffd72ddbaebebd6a30b49ff0c2b09a8fe8a3d84b9e7c1b20f5f9b311a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
AD9144 640M采样率,内插为4,AD9144各通道的输入采样率为160M。
参数配置AD9144模式6 参数配置:MODE=6。
M:2
L:2
S:1
F:2
AD9144采样率Fs为160M, 16bit

总lane线速率=(Fs/S)*F*L*8 =(160/1)*2*2*8=5120Mbps
每个lane线速率=5120/2=2500Mbps=2.56Gbps
8b10b编码之后线速率=2.56*1.25=3.2Gbps


设K=32,R=4
LMFC=(160/S/K)=160M/1/32= 5M
Sysref = LMFC/R=5M/4 = 1.25M

JESD204 TX_DATA时钟=160M/2= 80M
计算参考 AD9144 MODE 6的lane数据重组章节

AD9514各通道输出的关系:
AD9154 OUT1:device clock
AD9154 OUT6: AD9144 SYSREF CLK
AD9154 OUT7: FPGA SYSREF CLK
AD9154 OUT9: FPGA gtx 输入时钟

AD9144 Ref clk:3.2G/20=160M
实验效果按下KEY4 配置AD9144和AD9516
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064f5fd6f864adc05ee20d31e5ae318becde84cfadba1196a8d58a7eeabe02573a4b41c5b8b1ce0c0b7e2835520bce621d8?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064deb96288cc1d84e215652901457a68fedc21c4fe456df51b959a7eeb47a1b1cbcdf3868d93af2ddd1051f7e0fe55f913?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706441125be2374e962094a4c8226f5deeaebe515a29d5f3283b2de6b747b18b4a7ec1867fbc00886ace9508fd59fedd0e8f?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706465e9ac50012fd2387d779cd9cad9a87a88e27a0841fb0cdd03af3e50ede1d499e5d42f33e826f42be2835520bce621d8?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064fe9e0a4bf3d85cf265508f006680aefef42ae66efba1bfa8efe966a635f192d84994a320d2ac904abbb8e147348d6c36?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11


模式七:测试现象:下载完成之后,按下MP5620的KEY4键进行AD9516和AD9144的配置,配置完成之后示波器会有波形显示。按KEY5键,频率每次会在之前的基础上×2。
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde564813097fd8a2599acc87eb5e8e4bf6962e91324d09e6b32a4e4029a376f1e9265a117e969287064ca42b18bcc64ffceb2b214b5ffd72ddbaebebd6a30b49ff0c2b09a8fe8a3d84b9e7c1b20f5f9b311a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
AD9144 640M采样率,内插为8,AD9144各通道的输入采样率为80M。
参数配置AD9144模式7 参数配置:MODE=7。
M:2
L:1
S:1
F:4
AD9144采样率Fs为80M, 16bit

总lane线速率=(Fs/S)*F*L*8 =(80/1)*4*1*8=2560Mbps
每个lane线速率=2560/1=2500Mbps=2.56Gbps
8b10b编码之后线速率=2.56*1.25=3.2Gbps


设K=16,R=4
LMFC=(160/S/K)=80M/1/16= 5M
Sysref = LMFC/R=5M/4 = 1.25M

JESD204 TX_DATA时钟=80M/1= 80M

AD9514各通道输出的关系:
AD9154 OUT1:device clock
AD9154 OUT6: AD9144 SYSREF CLK
AD9154 OUT7: FPGA SYSREF CLK
AD9154 OUT9: FPGA gtx 输入时钟

AD9144 Ref clk:3.2G/40=80M
实验效果按下KEY4 配置AD9144和AD9516
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064c07edceffe71a6e08eb931cb67d1e1253ff6d7937702d7b5a972f8afc0ed1e4f87caf37aa3d13dc29508fd59fedd0e8f?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870645f8604cc8cc7f3150044678c87f31571457433e9396d7852cfefebe2726a5c56d0de0f7b18260707985ea16e2deb3474?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064fcf9e27b523b6b95b95ac6e9617d52279a58522b73f46941d81cc6f701f573f1f82c3c014ff57d9be2835520bce621d8?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870642e7db3f9075d499ca284c0be433ca8a1688ea872c86269401070bc72f8fe8241c8d6ad6f090b9ee8a5f44275aa76f220?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064837d8706fe430819b4fd88ad938ffbb76933dc22ee27e4ecde4dd98758751bd4659c359962dc8cc9a8af4430009de0b1?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870640bf29d9fdf7157a2a7e57e00a7df50c08afe7db512518ab54bc795243c6fb4c16c5b0e3c95056df3985ea16e2deb3474?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11


模式九:测试现象:下载完成之后,按下MP5620的KEY4键进行AD9516和AD9144的配置,配置完成之后示波器会有波形显示。按KEY5键,频率每次会在之前的基础上×2。
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde564813097fd8a2599acc87eb5e8e4bf6962e91324d09e6b32a4e4029a376f1e9265a117e969287064ca42b18bcc64ffceb2b214b5ffd72ddbaebebd6a30b49ff0c2b09a8fe8a3d84b9e7c1b20f5f9b311a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
AD9144 640M采样率,内插为2,AD9144各通道的输入采样率为320M。
参数配置AD9144模式9 参数配置:MODE=9。
M:1
L:2
S:1
F:1
AD9144采样率Fs为320M, 16bit

总lane线速率=(Fs/S)*F*L*8 =(320/1)*1*2*8=5120Mbps
每个lane线速率=5120/2=2560Mbps=2.56Gbps
8b10b编码之后线速率=2.56*1.25=3.2Gbps


设K=32,R=4
LMFC=(Fs/S/K)=320M/1/32= 10M
Sysref = LMFC/R=10M/4 = 2.5M

JESD204 TX_DATA时钟=320M/4= 80M
计算参考 AD9144 MODE 9的lane数据重组章节

AD9514各通道输出的关系:
AD9154 OUT1:device clock
AD9154 OUT6: AD9144 SYSREF CLK
AD9154 OUT7: FPGA SYSREF CLK
AD9154 OUT9: FPGA gtx 输入时钟

AD9144 Ref clk:3.2G/20=160M
实验效果按下KEY4 配置AD9144和AD9516
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064e891f7ff82ad222a872a754d7c4e7d9d39242866bcfb8e53285ffa17abec2788a24f65c05d2cd67607afbbdd4225fe9b?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064aed9cc10e25b1b5426bb711719ead6422b65b667bd59573a8153d185a173eb9e706d4e778e79f42d2c7cc62e6d91332a?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706410957b62f84de3e3e31386e5bb82464ce0f492c1146f152d3aab48a62e416ee94559ef7ebe0e39c7985ea16e2deb3474?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706473dd557ad4245adb41b713ced802cc7e17b3585b17b2866216abea3e56464f73674622e5631c417e985ea16e2deb3474?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870640ce032b2bf3c7abb340f867a9ae7aa81f94340cee3d22e555146b789c4352685942e1b62bf672038e2835520bce621d8?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064e3205f35708dd3b27aeae2a0450af25b12cd00cade9c37ac9273812f9fce6d33b0236872671eb197606601fe23b54967?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11

模式十:测试现象:下载完成之后,按下MP5620的KEY4键进行AD9516和AD9144的配置,配置完成之后示波器会有波形显示。按KEY5键,频率每次会在之前的基础上×2。
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde564813097fd8a2599acc87eb5e8e4bf6962e91324d09e6b32a4e4029a376f1e9265a117e969287064ca42b18bcc64ffceb2b214b5ffd72ddbaebebd6a30b49ff0c2b09a8fe8a3d84b9e7c1b20f5f9b311a900dfd662445084?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
AD9144 640M采样率,内插为4,AD9144各通道的输入采样率为160M。
参数配置AD9144模式10 参数配置:MODE=9。
M:1
L:1
S:1
F:2
AD9144采样率Fs为160M, 16bit

总lane线速率=(Fs/S)*F*L*8 =(160/1)*1*2*8=2560Mbps
每个lane线速率=2560/1=2560Mbps=2.56Gbps
8b10b编码之后线速率=2.56*1.25=3.2Gbps


设K=32,R=4
LMFC=(160/S/K)=320M/1/32= 10M
Sysref = LMFC/R=10M/4 = 2.5M

JESD204 TX_DATA时钟=160M/2= 80M
计算参考 AD9144 MODE 10的lane数据重组章节

AD9514各通道输出的关系:
AD9154 OUT1:device clock
AD9154 OUT6: AD9144 SYSREF CLK
AD9154 OUT7: FPGA SYSREF CLK
AD9154 OUT9: FPGA gtx 输入时钟

AD9144 Ref clk:3.2G/20=160M
实验效果按下KEY4配置AD9144和AD9516
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064cb948f812f77a70f0c78d98a3e8ed3ee8e35f7cb3d8130c9d0b99a1b64dc36975a668c4f07fdaf219508fd59fedd0e8f?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064524ba19d8fb86f2871b970975c245a5e8b37f179ec218f2ca8537cbb0ae35b3bd0456fc8d9db7deaa8af4430009de0b1?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e9692870641f63273d312b2ada434c7930498ef469a335bbe3201f427dfb57c8167d2e35101bcf578529d0670abbb8e147348d6c36?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064a6a2507dc8acee885882a63eb95d84fb821a87538887c8e68543ee9026292cf1724d257745300ef7a8af4430009de0b1?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e96928706429f76d39809b34892feb98868220b97a409fcd4a4be09c28607ae606b9f14e49bf6223c0e877998c149565b860957ab4?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11
再按KEY5改变频率
https://alidocs.dingtalk.com/core/api/resources/img/5eecdaf48460cde5aa29306f6e339cc7842b688aae2f938862e91324d09e6b32a4e4029a376f1e9265a117e969287064621ad4982796901cae1868f002dff9e350faff28a83fb13f6de59adb27127d49f94d96466f1082c9e2835520bce621d8?tmpCode=060a3d69-e568-40cc-a174-022f8587ab11



四、总结

以上即为 AD9144 八大工作模式实测验证内容,多维度参数配置全覆盖,有效解决高速 JESD204B 开发调试难点。


如需配套的板卡模块资料或者技术方案、定制化开发需求,欢迎联系兰老师:18011939283,电话微信同步;我们将为您提供专业的选型建议与技术对接。



页: [1]
查看完整版本: Xilinx K7-325+AD9144 多模式实测|8 种 JESD204B 配置全覆盖验证