This device contains the following features: Single issue, 32-bit CPU core complex (e200z1), 80 Kbytes on-chip SRAM, Interrupt controller (INTC) capable of handling selectable-priority interrupt
42
扫码加入MPC5510 Microcontroller Family - Data Sheet
This device contains the following features: Single issue, 32-bit CPU core complex (e200z1), 80 Kbytes on-chip SRAM, Interrupt controller (INTC) capable of handling selectable-priority interrupt
人工客服